View PI74LVTCH16245_4198690.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PI74LVTCH16245
3.3V 16-Bit Bi-Directional Transceiver with 3-State Outputs
Product Features
* * * * * * * * * Advanced low power CMOS design for 2.7V to 3.6V Vcc operation Supports 5V input/output tolerance in mixed signal mode operation Function compatible with LVT family of products Balanced 24mA output drive Typical VOLP (Output Ground Bounce) < 0.8V at VCC=3.3V, TA=25C Ioff and Power Up/Down 3-State support live insertion Bus Hold on data inputs eliminates the need for external pull-up/down resistors Latch-up performance exceeds 200mA Per JESD78 ESD protection exceeds JESD 22 - 2000V Human-Body Model (A114-B) - 200V Machine Model (A115-A) Industrial Temperature: -40C to +85C Packaging (Pb-free & Green available): - 48-pin 240-mil wide plastic TSSOP (A)
Product Description
The PI74LVTCH16245 is a non-inverting 16-bit Bidirectional Transceiver designed for low-voltage 2.7V to 3.6V VCC operation, with the capability of interfacing to the 5V system environment. This tranceiver is designed for asynchronous two-way communication between data buses. The direction control input pin (xDIR) determines the direction of the data flow through the bidirectional transceiver. The Direction and Output Enable controls are designed to operate this device as either two independent 8-bit tranceivers or one 16-bit transceiver. The output enable (xOE) input, when HIGH, disables both A and B ports by placing them in HIGH Z condition. The PI74LVTCH16245 has "Bus Hold" which retains the data input's last valid logic state whenever the data input goes to highimpedance, preventing "floating" inputs and eliminating the need for pull-up/down resistors. When VCC is between 0 to 1.5V during power up or power down, the outputs of the device are in the high-impedance state. To ensure the high-impedance state above 1.5V, OE should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current sinking capability of the driver. The device fully supports live-insertion with its Ioff and power-up/ down 3-state. The Ioff circuitry disables the outputs when the power is off, preventing the backflow of damaging current through the device. Power-up/down 3-state places the outputs in the high-impedance state during power up or power down, preventing driver conflict.
25 2OE
* *
Logic Block Diagram
1
24
1DIR
48
2DIR 1OE 2A0
2 36 13 2B0 47
1A0 1A1 1A2 1A3 1A4 1A5 1A6 1A7
1B0 2A1
35
46 3 44 5 43 6 41 8 40 9 38 11 37 12
1B1 2A2 1B2 2A3 1B3 2A4 1B4 2A5 1B5 2A6 1B6 2A7 1B7
26 27 29 30 32 33
14 2B1 16 2B2 17 2B3 19 2B4 20 2B5 22 2B6 23 2B7
06-0215
1
PS 8649C
03/14/07
PI74LVTCH16245 3.3V, 16-Bit Bi-Directional Tranceivers with 3-State Outputs
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Supply voltage range, VCC .............................. -0.5V to +6.5V Input voltage range, VI(1) ................................ -0.5V to +6.5V Voltage range applied to any output in the high-impedance or power-off state, VO(1) ....... -0.5V to +6.5V Voltage range applied to any output in the active state, VO(1,2) ................................... -0.5V to VCC +0.5V Input clamp current, IIK (VI <0) ..................................... -50mA Output clamp current, IOK (VO <0) ............................... -50mA Continous Output Current IO ....................................... 50mA Continous Current through each VCC or GND pin .............. 100mA Package thermal impedance, JA(3) .................................. 104C/W Storage Temperature range, Tstg ..................... -65C to 150C
Product Pin Description
Pin Name xOE xDIR xAx xBx GND VCC De s cription 3- State Output Enable Inputs (Active LOW) Direction Control Inputs (Active HIGH) Side A Inputs or 3- State Outputs Side B Inputs or 3- State Outputs Ground Power
Product Pin Configuration
1DIR 1B0 1B1 GND 1B2 1B3 VCC 1B4 1B5 GND 1B6 1B7 2B0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 1OE 1A0 1A1 GND 1A2 1A3 VCC 1A4 1A5 GND 1A6 1A7 2A0 2A1 GND 2A2 2A3 VCC 2A4 2A5 GND 2A6 2A7 2OE
Notes: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
1. The input negative-voltage and output voltage ratings may be exceeded
if the input and output clamp current ratings are observed. 2. This value is limited to 6.5V maximum. 3. The package thermal impedance is calculated in accordance with JESD 51.
Truth Table(1)
Inputs xOE L L H xDIR L H X Bus B Data to Bus A Bus A Data to Bus B Z Outputs
2B1 GND 2B2 2B3 VCC 2B4 2B5 GND 2B6 2B7 2DIR
Notes: 1. H = High Signal Level L = Low Signal Level X = Don't Care or Irrelevant Z = High Impedance
06-0215
2
PS 8649C
03/14/07
PI74LVTCH16245 3.3V, 16-Bit Bi-Directional Tranceivers with 3-State Outputs
Recommended Operating Conditions(1)
M in. VC C VIH VIL VI VO Supply Voltage High- level Input Voltage Low- level Input Voltage Input Voltage Output Voltage High or Low State 3- State VC C = 2.7V VC C = 3.0V to 3.6V VC C = 2.7V VC C = 3.0V to 3.6V Operating VC C = 2.7V to 3.6V VC C = 2.7V to 3.6V 0 0 0 2.7 2. 0 0.8 5 .5 VC C 5.5 - 12 - 24 12 24 10 150 - 40 +85 ns/V s/V C mA V M a x. 3 .6 Units
IO H High- level output current IO L Low- level output current t/v Input transition rise or fall rate t/VC C Power- up ramp rate TA Operating free- air temperature
Notes: 1. All unused inputs must be held at VCC or GND to ensure proper device operation.
06-0215
3
PS 8649C
03/04/07
PI74LVTCH16245 3.3V, 16-Bit Bi-Directional Tranceivers with 3-State Outputs
DC Electrical Characteristics (Over the Operating Range, TA = -40C to +85C)
Parame te rs VIK De s cription Clamp Diode Voltage VCC = 2.7V VCC = 2.7V to 3.6V VOH Output High Voltage VCC = 2.7V VCC = 3V VCC = 2.7V to 3.6V VOL Output Low Voltage VCC = 2.7V VCC = 3V Control Inputs II Input Leakage Current A or B Ports
(1)
Te s t Conditions II = -18mA IOH = -100A IOH = -12mA IOH = -12mA IOH = -24mA IOL = 100A IOL = 12mA IOL = 12mA IOL = 24mA VI = 0V to 5.5V VI = 5.5V VCC = 3.6V VI = VCC VI = GND VI = 0.8V VI = 2V VI = 0 to 3.6V VI or VO = 0V to 5.5V VO = 0.5V to 5.5V, OE = don't care VO = 0.5V to 5.5V, OE = don't care VI = VCC or GND 3.6V VI 5.5V(3) IO = 0
M in.
M ax. -1.2V
Units
VCC -0.2V 2 .2 2 .4 2.2 0.2 0. 4 0. 4 0 . 55 5 5 75 -75 5 00 5 5 5 60 500 A V
VCC = 0V to 3.6V
II(HOLD) IOFF IOZPU IOZPD ICC ICC
Data Input Hold Current (A or B ports) Power Off Output Leakage Current Power- Up 3- State Current Power- Down 3- State Current Quiescent Power Supply Current Increase in ICC
VCC = 3V VCC = 3.6V(2)
VCC = 0V VCC = 0V to 1.5V VCC = 1.5V to 0V VCC = 2.7V to 3.6V VCC = 2.7V to 3.6V
One input at VCC - 0.6V(4) Other inputs at VCC or GND
Notes: 1. For I/O ports, Input Leakage Current (II) includes the 3-state Output Leakage Current. Unused pins are at VCC or GND. 2. This is the maximum bus-hold dynamic current. It is the minimum overdrive current required to switch the input from one state to another. 3. This applies in the diabled stae only. 4. This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.
06-0215
4
PS 8649C
03/14/07
PI74LVTCH16245 3.3V, 16-Bit Bi-Directional Tranceivers with 3-State Outputs
Capacitance
Parame te rs CI CIO CPD De s cription Control Input Capacitance Output/Capacitance Power Dissipation Capacitance
(2)
Te s t Conditions VCC = 3.3V, VI = VCC or GND VCC = 3.3V, VO = VCC or GND VCC = 3.3V, VI = 0V or VCC, f =10 MHz
Typ.(1) 3. 4 8 23
Units
pF
Notes: 1. All typical values are measured at VCC = 3.3V, TA =25C. 2. CPD is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (ICCD) at no output loading, and operating at 50% duty cycle, CPD is related to ICCD dynamic operating current by the expression: ICCD= (CPD)(VCC)(fIN)+(ICCstatic)
Switching Characteristics Over Operating Range
VCC = 3.3V 0.3V Parame te rs De s cription From (Input) To (Output) CL = 50pF, RL = 500-ohm M in. tPLH tPHL tPZH tPZL tPHZ tPLZ tSK(O) Propagation Delay A or B B or A 1.0 1.0 1.0 1.0 1.0 1.0 Typ.(1) 2.5 2. 5 2.8 2. 8 2. 7 2. 6 M ax. 3.5 3.5 4. 9 4.9 4.3 4.3 0.5 VCC = 2.7V CL = 50pF, RL = 500-ohm M in. M a x. 3.9 3.9 5. 3 5. 3 4.8 4.8 ns Units
Output Enable Time
OE
A or B
Output Disable Time Output to Output Skew(2)
OE
A or B
Notes: 1. All typical values are measured at VCC = 3.3V, TA = 25C. 2. Skew between any two outputs, switching in the same direction.
06-0215
5
PS 8649C
03/04/07
PI74LVTCH16245 3.3V, 16-Bit Bi-Directional Tranceivers with 3-State Outputs
PARAMETER MEASUREMENT INFORMATION VCC = 2.7V and 3.3V 0.3V
6V From Output Under Test
(See Note A)
500
S1
Open GND
Te s t tPLH/tPHL tPLZ/tPZL tPHZ/tPZH
S1 Open 6V GND
CL = 50pF
500
Load Circuit
tW 2.7V Input 1.5V 1.5V 0V
Voltage Waveforms Pulse Duration
Output Control (Low Level Enabling)
2.7V 1.5V tPZL 1.5V tPZH 1.5V tPLZ 3V VOL+0.3V tPHZ 1.5V VOH -0.3V VOL VOH 0V 0V
2.7V Input 1.5V tPLH 1.5V 1.5V 0V tPHL VOH Output 1.5V VOL
Output Waveform 1 S1 at 6V (see Note B)
Output Waveform 2 S1 at GND (see Note B)
Voltage Waveforms Propagation Delay Times
Voltage Waveforms Enable and Disable Times
Figure 1. Load Circuit and Voltage Waveforms
Notes: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. * All input impulses are supplied by generators having the following characteristics: PRR 10 MHz, ZO = 50, tR 2.5ns, tF 2.5ns. * The outputs are measured one at a time with one transition per measurement.
06-0215
6
PS 8649C
03/14/07
PI74LVTCH16245 3.3V, 16-Bit Bi-Directional Tranceivers with 3-State Outputs
48-pin TSSOP (A) Package
48
.236 .244
6.0 6.2
1
.488 12.4 .496 12.6 .047 1.20 Max SEATING PLANE
.004 0.09 .008 0.20 0.45 .018 0.75 .030 .319 BSC 8.1
X.XX X.XX
DENOTES DIMENSIONS IN MILLIMETERS
.0197 BSC 0.50
.007 .010 0.17 0.27
.002 .006 0.05 0.15
Ordering Information
Orde ring Data PI74LVTCH16245A PI74LVTCH16245AE Packaging Code A A Packaging Type 48- pin, 240- mil wide plastic TSSOP Pb- free & Green, 48- pin, 240- mil wide plastic TSSOP
Notes: * Thermal characteristics can be found on the company web site at www.pericom.com/packaging/ * E = Pb-free & Green * Adding an X suffix = Tape/Reel
Pericom Semiconductor Corporation * 1-800-435-2336 * www.pericom.com
06-0215
7
PS 8649C
03/04/07

▲Up To Search▲

Price & Availability of PI74LVTCH16245

	To Download PI74LVTCH16245 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .